High-performance CPLDS provide advanced in-system programming and testing capabilities for General logic integration | Heisener Electronics
Contattaci
SalesDept@heisener.com 86-755-83210559 x831
Language Translation

* Please refer to the English Version as our Official Version.

High-performance CPLDS provide advanced in-system programming and testing capabilities for General logic integration

Technology Cover
Data di Pubblicazione: 2023-03-09, Xilinx Inc.

The XC95108 is a high-performance CPLD that provides advanced in-system programming and testing capabilities for general-purpose logic integration. It consists of eight 36V18 functional modules that provide 2,400 usable gates with a propagation delay of 7.5 ns. For an architecture overview, see the figure below


       

Power Management

Power dissipation can be reduced in the XC95108 by configuring macrocells to standard or low-power modes of  operation.  Unused macrocells are turned off to minimize  power dissipation. Operating current for each design can be approximated  for  specific operating conditions using the following equation:  ICC (mA) = MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f Where:


● MCHP = Macrocells in high-performance mode

● MCLP = Macrocells in low-power mode

● MC = Total number of macrocells used

● f = Clock frequency (MHz)

The following figure shows a typical computing appliance for the XC95108.

                                       

Features

● 7.5 ns pin-to-pin logic delays on all pins

● fCNT to 125 MHz

● 108 macrocells with 2,400 usable gates

● Up to 108 user I/O pins

● 5V in-system programmable

-   Endurance of 10,000 program/erase cycles

-   Program/erase over full commercial voltage and temperature range

● Enhanced pin-locking architecture

● Flexible 36V18 Function Block

-   90 product terms drive any or all of 18 macrocells within Function Block

-   Global and product term clocks, output enables,set and reset signals

● Extensive IEEE Std 1149.1 boundary-scan (JTAG) support

● Programmable power reduction mode in each macrocell

● Slew rate control on individual outputs

● User programmable ground pin capability

● Extended pattern security features for design protection

● High-drive 24 mA outputs

● 3.3V or 5V I/O capability

● Advanced CMOS 5V FastFLASH™ technology

● Supports parallel programming of more than one XC9500 concurrently

● Available in 84-pin PLCC, 100-pin PQFP, 100-pin TQFP, and 160-pin PQFP packages

Prodotti Correlati